11.9.2. Formatter and Flush Control Register, FFCR, 0x304

The FFCR is present to allow configuration of the formatter. In the SWO, the configuration is fixed. This register is read only, and always returns zero.

The SWO implements a configuration with the formatter in bypass with no trigger makers, flush events, or stop events.

Figure 11.5 shows the Formatter and Flush Control Register bit assignments.

Figure 11.5. Formatter and Flush Control Register bit assignments


Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential