CoreSight Components Technical Reference Manual: 4.3. Summary of CTI registers

4.3. Summary of CTI registers

Table 4.1 shows the CTI programmable registers.

Table 4.1. CTI register summary

Offset	Name	Type	Width	Reset value	Description
`0x000`	CTICONTROL	R/W	1	`0x0`	See CTI Control Register, CTICONTROL, 0x000
`0x010`	CTIINTACK	WO	8	-	See CTI Interrupt Acknowledge Register, CTIINTACK, 0x010
`0x014`	CTIAPPSET	R/W	4	`0x0`	See CTI Application Trigger Set Register, CTIAPPSET, 0x014
`0x018`	CTIAPPCLEAR	WO	4	`0x0`	See CTI Application Trigger Clear Register, CTIAPPCLEAR, 0x018
`0x01C`	CTIAPPPULSE	WO	4	`0x0`	See CTI Application Pulse Register, CTIAPPPULSE, 0x01C
`0x020`- `0x03C`	CTIINEN	R/W	4	`0x00`	See CTI Trigger to Channel Enable Registers, CTIINEN0-7, 0x020-0x03C
`0x0A0`- `0x0BC`	CTIOUTEN	R/W	4	`0x00`	See CTI Channel to Trigger Enable Registers, CTIOUTEN0-7, 0x0A0-0x0BC
`0x130`	CTITRIGINSTATUS	RO	8	-	See CTI Trigger In Status Register, CTITRIGINSTATUS, 0x130
`0x134`	CTITRIGOUTSTATUS	RO	8	`0x00`	See CTI Trigger Out Status Register, CTITRIGOUTSTATUS, 0x134
`0x138`	CTICHINSTATUS	RO	4	-	See CTI Channel In Status Register, CTICHINSTATUS, 0x138
`0x13C`	CTICHOUTSTATUS	RO	4	`0x0`	See CTI Channel Out Status Register, CTICHOUTSTATUS, 0x13C
`0x140`	CTIGATE	R/W	4	`0xF`	See Enable CTI Channel Gate Register, CTIGATE, 0x140
`0x144`	ASICCTL	R/W	8	`0x00`	See External Multiplexor Control Register, ASICCTL, 0x144
`0xEDC`	ITCHINACK	WO	4	`0x0`	See ITCHINACK Register, 0xEDC
`0xEE0`	ITTRIGINACK	WO	8	`0x00`	See ITTRIGINACK Register, 0xEE0
`0xEE4`	ITCHOUT	WO	4	`0x0`	See ITCHOUT Register, 0xEE4
`0xEE8`	ITTRIGOUT	WO	8	`0x00`	See ITTRIGOUT Register, 0xEE8
`0xEEC`	ITCHOUTACK	RO	4	`0x0`	See ITCHOUTACK Register, 0xEEC
`0xEF0`	ITTRIGOUTACK	RO	8	`0x00`	See ITTRIGOUTACK Register, 0xEF0
`0xEF4`	ITCHIN	RO	4	`0x0`	See ITCHIN Register, 0xEF4
`0xEF8`	ITTRIGIN	RO	8	`0x00`	See ITTRIGIN Register, 0xEF8
`0xEFC-0xF7C`	-	-	-	-	Reserved
`0xF00`	ITCTRL	R/W	1	`0x0`	See ECT CoreSight defined registers
`0xFA0`	Claim Tag Set	R/W	4	`0xF`
`0xFA4`	Claim Tag Clear	R/W	4	`0x0`
`0xFB0`	Lock Access Register	WO	32	-
`0xFB4`	Lock Status Register	RO	2	`0x0/0x3`
`0xFB8`	Authentication Status	RO	4	`0x5`
`0xFC0`-`0xFC4`	-	-	-	-	Reserved
`0xFC8`	Device ID	RO	20	`0x40800`	See ECT CoreSight defined registers
`0xFCC`	Device Type Identifier	RO	8	`0x14`	See ECT CoreSight defined registers
`0xFD0`	PeripheralID4	RO	8	`0x04`	See ECT CoreSight defined registers
`0xFD4`	PeripheralID5	-	-	-	Reserved
`0xFD8`	PeripheralID6	-	-	-	Reserved
`0xFDC`	PeripheralID7	-	-	-	Reserved
`0xFE0`	PeripheralID0	RO	8	`0x06`	See ECT CoreSight defined registers
`0xFE4`	PeripheralID1	RO	8	`0xB9`
`0xFE8`	PeripheralID2	RO	8	`0x2B`
`0xFEC`	PeripheralID3	RO	8	`0x00`
`0xFF0`	Component ID0	RO	8	`0x0D`
`0xFF4`	Component ID1	RO	8	`0x90`
`0xFF8`	Component ID2	RO	8	`0x05`
`0xFFC`	Component ID3	RO	8	`0xB1`

Copyright © 2004-2009 ARM. All rights reserved.	ARM DDI 0314H
Non-Confidential
PDF version