8.4. TPIU programmers model

This section describes all the visible registers that can be accessed from the APB interface. Table 8.3 shows the TPIU programmable registers.

Table 8.3. TPIU programmable registers

OffsetTypeWidthReset valueNameDescription
0x000RO320xFFFFFFFSupported port sizesSee Supported Port Size Register, 0x000
0x004R/W320x0000001Current port sizeSee Current Port Size Register, 0x004
0x100RO180x11FSupported trigger modesSee Supported Trigger Modes Register, 0x100
0x104R/W80x00 Trigger counter valueSee Trigger Counter Register, 0x104
0x108R/W50x00Trigger multiplierSee Trigger Multiplier Register, 0x108
0x200RO180x3000FSupported test pattern/modesSee Supported Test Patterns/Modes Register, 0x200
0x204R/W180x00000Current test pattern/modeSee Current Test Patterns/Modes Register, 0x204
0x208R/W80x00Test pattern repeat counterSee TPIU Test Pattern Repeat Counter Register, 0x208
0x300RO 3

0x2 or 0x6[a]

Formatter and flush statusSee Formatter and Flush Status Register, 0x300
0x304R/W140x1000Formatter and flush controlSee Formatter and Flush Control Register, 0x304
0x308R/W120x040Formatter synchronization counterSee Formatter Synchronization Counter Register, 0x308
0x400RO8UndefinedEXTCTL In PortSee TPIU EXCTL Port Registers
0x404R/W80x00EXTCTL Out PortSee TPIU EXCTL Port Registers
0xEE4WO2-Integration Register, ITTRFLINACKSee Integration Test Trigger In and Flush In Acknowledge Register, ITTRFLINACK, 0xEE4
0xEE8RO 2UndefinedIntegration Register, ITTRFLINSee Integration Test Trigger In and Flush In Register, ITTRFLIN, 0xEE8
0xEECRO 5UndefinedIntegration Register, ITATBDATA0See Integration Test ATB Data Register 0, ITATBDATA0, 0xEEC
0xEF0WO2-Integration Register, ITATBCTR2See Integration Test ATB Control Register 2, ITATBCTR2, 0xEF0
0xEF4RO 7UndefinedIntegration Register, ITATBCTR1See Integration Test ATB Control Register 1, ITATBCTR1, 0xEF4
0xEF8RO 10UndefinedIntegration Register, ITATBCTR0See Integration Test ATB Control Register 0, ITATBCTR0, 0xEF8
0xF00R/W10x0Integration Mode Control RegisterSee TPIU CoreSight management registers
0xFA0R/W40xFClaim Tag Set
0xFA4R/W40x0Claim Tag Clear
0xFB4RO 3

0x0/0x3

Lock status
0xFB0WO32-Lock Access
0xFB8RO80x00Authentication status
0xFC8RO 0x0A0Device ID
0xFCCRO80x11Device type identifier
0xFD0RO80x04 Peripheral ID4
0xFD4RO80xXX (unused)Peripheral ID5
0xFD8RO80xXX (unused)Peripheral ID6
0xFDCRO80xXX (unused)Peripheral ID7
0xFE0RO80x12Peripheral ID0See TPIU CoreSight management registers
0xFE4RO80xB9Peripheral ID1
0xFE8RO80x3BPeripheral ID2
0xFECRO80x00Peripheral ID3
0xFF0RO80x0DComponent ID0
0xFF4RO80x90Component ID1
0xFF8RO80x05Component ID2
0xFFCRO80xB1Component ID3

[a] Depends on value of TPCTL.


Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential