7.2. CSTF programmers model

Table 7.1 shows the CSTF registers.

Table 7.1. CSTF visible registers

OffsetTypeWidthReset valueNameDescription
0x000R/W120x300Funnel Control RegisterCSTF Control Register, 0x000
0x004R/W240xFAC688Priority Control RegisterCSTF Priority Control Register, 0x004
0xEECR/W50x00Integration Register, ITATBDATA0CSTF Integration Test Registers
0xEF0R/W20x0Integration Register, ITATBCTR2CSTF Integration Test Registers
0xEF4R/W70x00Integration Register, ITATBCTR1CSTF Integration Test Registers
0xEF8R/W100x000Integration Register, ITATBCTR0CSTF Integration Test Registers
0xF00R/W10x0Integration Mode Control RegisterCoreSight management registers for CSTF
0xFA0R/W40xFClaim Tag Set Register
0xFA4R/W40x0Claim Tag Clear Register
0xFB0WO32-Lock Access
0xFB4RO30x0/0x3Lock Status
0xFB8RO80x00Authentication status
0xFC8RO80x28Device ID
0xFCCRO80x12Device Type Identifier
0xFD0RO80x04Peripheral ID4
0xFD4RO80x00Peripheral ID5
0xFD8RO80x00 Peripheral ID6
0xFDCRO80x00Peripheral ID7
0xFE0RO80x08Peripheral ID0
0xFE4RO80xB9Peripheral ID1CoreSight management registers for CSTF
0xFE8RO80x1BPeripheral ID2
0xFECRO80x00Peripheral ID3
0xFF0RO80x0DComponent ID0
0xFF4RO80x90Component ID1
0xFF8RO80x05Component ID2
0xFFCRO80xB1Component ID3

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential