5.1.1. Normal operation

The synchronous bridge acts as a buffering element and adds a minimum of one clock cycle delay to ATB transactions. As shown in Figure 5.1, when the buffer is empty it can assert ATREADYS and can accept a packet of data from the trace source, ATVALIDS. When the buffer is full, this can be indicated using ATVALIDM and then the buffer can be emptied when ATREADYM goes HIGH.

Figure 5.1. ATB basic operation


Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential