5.1.2. Flushing operation

Figure 5.2 shows how a flush appears on the two interfaces to the bridge. All signals are registered so AFVALIDS goes HIGH one cycle later than AFVALIDM. This also causes a cycle delay of the flush acknowledgement, AFREADYS to AFREADYM.

Figure 5.2. ATB flushing operation on master and slave interfaces


Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential