11.6.1. Supported Trigger Mode Register, STMR, 0x100

This register indicates the implemented Trigger Counter multipliers and other supported features of the trigger system. Because no trigger options are implemented in the SWO, this register reads as zero.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential