11.8.1. Supported Test Patterns and Modes Register, STPR, 0x200

This register indicates the implemented test patterns and modes in the SWO. It reads as zero because no pattern modes or test patterns are available in the SWO.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential