12.4.3. Lock Access Register, 0xFB0, and Lock Status Register, 0xFB4

When PADDRDBG31 is LOW, the Lock Status Register reads as 0x3 from the reset indicating that a 32-bit Lock Access Register is present. The lock access mechanism is not present for any access to stimulus registers (offsets 0x000 to 0x07C) and is also not present when PADDRDBG31 is HIGH.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H