3.6.1. Integration Mode Control Register, 0xF00

The Integration Mode Control Register, ITCTRL, enables the component to switch from a functional mode, which is default behavior, into integration mode where the inputs and outputs of the component can be directly controlled for integration testing or topology solving. For information on topology solving, see the CoreSight Architecture Specification.

Figure 3.10 shows the bit assignments.

Figure 3.10. Integration Mode Control Register bit assignments

Table 3.10 shows the bit assignments.

Table 3.10. Integration Mode Control Register bit assignments

BitsNameDescription
[31:1] -Reserved. RAZ on reads, SBZP on writes.
[0] ITCTRLSet to 0x1 to enable integration test mode.
Copyright © 2006 ARM Limited. All rights reserved.ARM DDI 0317A
Non-Confidential