CoreSight ETM11™ Technical Reference Manual

Revision: r1p1

Table of Contents

About this manual
Product revision status
Intended audience
Using this manual
Further reading
Feedback on this product
Feedback on this manual
1. Introduction
1.1. About CoreSight ETM11
1.2. CoreSight ETM11 configuration
1.3. Product revisions
2. Implementation-defined Behavior
2.1. ETM architecture version
2.2. CoreSight ETM11 registers summary
2.3. CoreSight ETM11 register descriptions
2.3.1. ETM ID Register
2.3.2. Configuration Code Register
2.3.3. Configuration Code Extension Register
2.3.4. Device Configuration Register
2.3.5. Peripheral Identification Registers
2.3.6. Component Identification Registers
2.3.7. Integration test registers
2.4. Precise TraceEnable events
2.5. Parallel instruction execution
2.6. Support for independent load/store units
2.7. Context ID tracing
2.8. Interaction with the Performance Monitoring Unit, PMU
2.9. ETM11CSSingle clocks
2.9.1. ETM11CSSingle clock signals
2.9.2. ETM11CSSingle clock enable signals
2.10. ETM11CSSingle resets
2.11. ETM11CS clocks
2.11.1. ETM11CS clock signals
2.11.2. ETM11CS clock enable signals
2.12. ETM11CS resets
2.13.2. PORTMODE and PORTSIZE in ETM11CSSingle
2.13.3. MAXPORTSIZE in ETM11CS and ETM11CSSingle
2.14. Data instructions in Java state
2.15. Restrictions and limitations
3. Programmer’s Model
3.1. About the programmer’s model
3.2. Programming and reading ETM registers
3.2.1. Software access using APB
3.2.2. JTAG access through ETMJTAGPORT (JTAG-APB bridge) in ETM11CSSingle
4. Blocks for Stand-alone CoreSight ETM11
4.1. About additional blocks for stand-alone CoreSight ETM11
4.1.2. JTAG synchronization
4.1.3. Programmer’s model for stand-alone systems
A. Signals Lists
A.1. ETM11CSSingle Signals
A.2. ETM11CS Signals
B. I/O Signal Timings
B.1. ETM11CSSingle I/O timing parameters
B.2. ETM11CS I/O timing parameters

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Where the term ARM is used it means “ARM or any of its subsidiaries as appropriate”.

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Revision History
Revision A19 July 2004First release.
Revision B13 May 2005New issue for r0p1 release. Minor updates and corrections throughout document.
Revision C10 October 2006New issue for r0p2 release. Minor updates and corrections throughout document.
Revision D08 December 2006New issue for r1p0 release.
Revision E17 May 2007Updated for r1p1. Appendix A revised. Appendix B Intelligent Energy Management (IEM) System Functionality moved to CoreSight ETM11 Integration Manual.
Copyright © 2004-2007 ARM Limited. All rights reserved.ARM DDI 0318E