AMBA™ AHB Trace Macrocell (HTM) Technical Reference ManualRevision: r0p4
Home > Programmer’s Model > Peripheral Identification Registers, HTMPERIPHID0-7 > HTM Peripheral ID0 Register, HTMPERIPHID0

3.4.1. HTM Peripheral ID0 Register, HTMPERIPHID0

The HTMPERIPHID0 Register is hard-coded and the fields in the register determine the reset value.

Figure 3.45 shows the bit assignments.

Figure 3.45. HTMPERIPHID0 Register bit assignments

Table 3.50 shows the bit assignments.

Table 3.50. HTMPERIPHID0 Register bit assignments

BitsNameFunction
[31:8]ReservedReserved. Read as zero.
[7:0]Part number bits [7:0]These bits read back as 0x17.
Copyright © 2004-2008 ARM Limited. All rights reserved.ARM DDI 0328E
Non-Confidential
PDF file icon  PDF version
Home > Programmer’s Model > Peripheral Identification Registers, HTMPERIPHID0-7 > HTM Peripheral ID0 Register, HTMPERIPHID0