3.5.1. HTM Component ID0 Register, HTMCOMPONID0

The HTMCOMPONID0 register is hard-coded and the fields in the register determine the reset value. This register can be accessed with three wait states.

Table 3.55 shows the bit assignments.

Table 3.55. HTMCOMPONID0 Register bit assignments

BitsName Description
[31:8]ReservedReserved. Read as zero.
[7:0]HTMPCOMPONID0These bits read back as 0x0D.
Copyright © 2004-2008 ARM Limited. All rights reserved.ARM DDI 0328E
Non-Confidential