2.7.1. Counter resources

The HTM programmer's model supports up to four counter resources. The counter is a 16-bit down counter. It decrements when an enable event takes place, which is defined by the Counter Enable Register.

The following registers define the operation of the counter:

Counter Enable Register, HTMCNTENABLEx

This 17-bit register specifies the condition for the counter to decrement.

Counter Reload Value Register, HTMCNTRELDVALx

This 16-bit wide register specifies the starting value of the counter. The counter is automatically loaded with this value when this register is programmed. The counter is then reloaded with this value when a counter reload event occurs. The counter reload event is specified by the Counter Reload Event Register.

Counter Reload Event Register, HTMCNTRELDEVTx

The Counter Reload Event Register specifies the condition for the counter to reload. This 17-bit wide register defines the standard event expression.

Counter Value Register, HTMCNTVALUEx

This 16-bit wide register stores the current value of the counter.

The counter outputs an event when the counter value is 0.

Copyright © 2004-2008 ARM Limited. All rights reserved.ARM DDI 0328E
Non-Confidential