The function of the cache controller is to improve the performance of ARM-based systems when heavy traffic is generated from the ARM processor.
This section describes:
AXI master and slave interfaces
AXI transaction ordering
Exported AXI control
AXI peripheral port interface operation
TrustZone support in the cache controller
Implementation details
Data RAM configuration
RAM interfaces.