3.3.19. t_esr Register

The read/write t_esr Register sets self-refresh command time in memory clock cycles. It can only be read from and written to in the Config or Low-power state. Figure 3.24 shows the register bit assignments. See also Memory interface.

Figure 3.24. t_esr Register bit assignments

t_esr Register bit assignments

Table 3.21 lists the register bit assignments.

Table 3.21. t_esr Register bit assignments

Bits

Name

Function

[31:8]

-

Read undefined, write as zero

[7:0]

t_esrSets the self-refresh command time in memory clock cycles
Copyright © 2004-2007 ARM Limited. All rights reserved.ARM DDI 0331E
Non-Confidential