AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference ManualRevision: r4p0
Home > Signal Descriptions > AXI signals > Write address channel signals

A.3.1. Write address channel signals

Table A.6 shows the AXI write address channel signals.

Table A.6. Write address channel signals

Signal AMBA equivalent [a]
awaddr[31:0]AWADDR
awburst[1:0]AWBURST[1:0]
awcache[3:0] [b]AWCACHE[3:0]
awid[AID_WIDTH-1:0] [c]AWID[AID_WIDTH-1:0]
awlen[3:0]AWLEN[3:0]
awlock[1:0]AWLOCK[1:0]
awprot[2:0] [b]AWPROT[2:0]
awreadyAWREADY
awsize[2:0]AWSIZE[2:0]
awvalidAWVALID

[a] For a description of these signals, see the AMBA AXI Protocol v1.0 Specification.

[b] The DMC ignores any information that it receives on these signals.

[c] The value of AID_WIDTH is set during configuration of the DMC.


Copyright © 2004-2007, 2009 ARM Limited. All rights reserved.ARM DDI 0331G
Non-Confidential
PDF file icon  PDF version
Home > Signal Descriptions > AXI signals > Write address channel signals