ARM1176JZ-S Technical Reference ManualRevision: r0p7
Home > System Control Coprocessor > System control processor registers > c1, Secure Debug Enable Register

3.2.11. c1, Secure Debug Enable Register

The purpose of the Secure Debug Enable Register is to provide control of permissions for debug in Secure User mode, see Chapter 13 Debug.

Table 3.49 lists the purposes of the individual bits in the Secure Debug Enable Register.

The Secure Debug Enable Register is:

Figure 3.30 shows the arrangement of bits in the register.

Figure 3.30. Secure Debug Enable Register format


Table 3.49 lists how the bit values correspond with the Secure Debug Enable Register functions.

Table 3.49. Secure Debug Enable Register bit functions

Bits

Field name

Function

[31:2]

-

This field is UNP when read. Write as the existing value.
[1]SUNIDEN

Enables Secure User non-invasive debug:

0 = Non-invasive debug is not permitted in Secure User mode, reset value

1 = Non-invasive debug is permitted in Secure User mode.

[0]SUIDEN

Enables Secure User invasive debug:

0 = Invasive debug is not permitted in Secure User mode, reset value

1 = Invasive debug is permitted in Secure User mode.


Table 3.50 lists the results of attempted access for each mode.

Table 3.50. Results of access to the Coprocessor Access Control Register

Secure PrivilegedNon-secure PrivilegedUser
ReadWrite
DataDataUndefined exceptionUndefined exception

To use the Secure Debug Enable Register read or write CP15 with:

For example:

MRC p15, 0, <Rd>, c1, c1, 1    ; Read Secure Debug Enable Register

MCR p15, 0, <Rd>, c1, c1, 1    ; Write Secure Debug Enable Register
Copyright © 2004-2009 ARM Limited. All rights reserved.ARM DDI 0333H
Non-Confidential
PDF file icon  PDF version
Home > System Control Coprocessor > System control processor registers > c1, Secure Debug Enable Register