| Copyright © 2004-2009 ARM Limited. All rights reserved. | ARM DDI 0333H |
| Non-Confidential | |
 PDF version | |
| Home > Level Two Interface > Data Read/Write Interface transfers > Noncacheable LDM9 |
| |||
| Home > Level Two Interface > Data Read/Write Interface transfers > Noncacheable LDM9 | |||
A Noncacheable LDM9 is split into two operations as shown in Table 8.35.
Table 8.35. Noncacheable LDM9
| Address[4:0] | Operations |
|---|---|
0x00, word 0 | LDM8 from 0x00 + LDR from 0x00 |
0x04, word 1 | LDM7 from 0x04 + LDM2 from 0x00 |
0x08, word 2 | LDM6 from 0x08 + LDM3 from 0x00 |
0x0C, word 3 | LDM5 from 0x0C + LDM4 from 0x00 |
0x10, word 4 | LDM4 from 0x10 + LDM5 from 0x00 |
0x14, word 5 | LDM3 from 0x14 + LDM6 from 0x00 |
0x18, word 6 | LDM2 from 0x18 + LDM7 from 0x00 |
0x1C, word 7 | LDR from 0x1C + LDM8 from 0x00 |
| Copyright © 2004-2009 ARM Limited. All rights reserved. | ARM DDI 0333H |
| Non-Confidential | |
| PDF version | |
| Home > Level Two Interface > Data Read/Write Interface transfers > Noncacheable LDM9 |