1.2.3. NVIC

The NVIC is tightly coupled to the processor core. This facilitates low latency exception processing. The main features include:

Chapter 8 Nested Vectored Interrupt Controller describes the NVIC in detail.

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DDI 0337E
Non-Confidential