A.8. Private Peripheral Bus interface

Table A.8 lists the signals of the PPB interface.

Table A.8. Private Peripheral Bus interface

NameDirectionDescription
PADDR[19:2]Output17-bit address. Only the bits that are relevant to the External Private Peripheral Bus are driven.
PADDR31OutputThis signal is driven HIGH when the AHB-AP is the requesting master. It is driven LOW when DCore is the requesting master.
PSELOutputIndicates that a data transfer is requested.
PENABLEOutputStrobe to time all accesses. Indicates the second cycle of an APB transfer.
PWDATA[31:0]Output32-bit write data bus.
PWRITEOutputWrite not read.
PRDATA[31:0]InputRead data bus.
Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DDI 0337E
Non-Confidential