14.1. About bus interfaces

The processor contains four bus interfaces:

Note

The processor contains an internal PPB for accesses to the Nested Vectored Interrupt Controller (NVIC), Data Watchpoint and Trace (DWT), Instrumentation Trace Macrocell (ITM), Flash Patch and Breakpoint (FPB), and Memory Protection Unit (MPU).

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DDI 0337E
Non-Confidential