10.2.3.  Debug Core Register Data Register

The purpose of the Debug Core Register Data Register (DCRDR) is to hold data for reading and writing registers to and from the processor.


This is the data value written to the register selected by the Debug Register Selector Register.

When the processor receives a request from the Debug Core Register Selector, this register is read or written by the processor using a normal load-store unit operation.

If core register transfers are not being performed, software-based debug monitors can use this register for communication in non-halting debug. For example, OS RSD and Real View Monitor. This enables flags and bits to acknowledge state and indicate if commands have been accepted to, replied to, or accepted and replied to.

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DDI 0337E