3.1.4. Debug interface port registers

Table 3.7 gives a summary of the debug interface port registers. For a detailed description of the debug interface port registers, see Chapter 12 Debug Port.

Table 3.7. Summary of Debug interface port registers

ABORTYesYesThe Abort Register
IDCODEYesYesThe Identification Code Register
CTRL/STATYesYesThe Control/Status Register
SELECTYesYesThe AP Select Register
RDBUFFYesYesThe Read Buffer Register
WCRNoYesThe Wire Control Register
RESENDNoYesThe Read Resend Register
Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DDI 0337E