14.4.2. Memory attributes

All DCode memory accesses are marked as cacheable and non-bufferable, HPROTD[3:2] = 2'b10, and as allocate and non-shareable, MEMATTRD = 2'b01.

These attributes are hard wired. If an MPU is fitted, the MPU region attributes are ignored for the DCode bus.

Copyright © 2005, 2006 ARM Limited. All rights reserved.ARM DDI 0337E
Non-Confidential