11.3.5. Integration FIFO 0 Data

The Integration FIFO 0 Data characteristics are:

Purpose

Trace data integration testing.

Usage constraints

You must set bit [1] of TPIU_ITCTRL to use this register. See Integration Mode Control, TPIU_ITCTRL.

Configurations

This register is available in all processor configurations.

Attributes

Figure 11.6 shows the Integration FIFO 0 Data bit assignments.

Figure 11.6. Integration FIFO 0 Data bit assignments


Table 11.6 shows the Integration FIFO 0 Data bit assignments.

Table 11.6. Integration FIFO 0 bit assignments

BitsNameFunction
[31:30]-Reserved
[29]FIFO 1 ATVALID input Returns the value of the ATVALID2 signal.
[28:27]FIFO 1 byte countNumber of bytes of FIFO 1 trace data since last read of Integration ITM Data Register.
[26]FIFO 0 ATVALID inputReturns the value of the ATVALID1 signal.
[25:24]FIFO 0 byte countNumber of bytes of FIFO 0 trace data since last read of Integration ETM Data Register.
[23:16]FIFO 0 data 2These fields contain ETM data if the ETM is present. If the ETM is not present, these fields contain ITM data. The TPIU discards this data when the register is read.
[15:8]FIFO 0 data 1
[7:0]FIFO 0 data 0

Copyright © 2005-2008, 2010 ARM Limited. All rights reserved.ARM DDI 0337H
Non-Confidential