| Copyright © 2005-2008, 2010 ARM Limited. All rights reserved. | ARM DDI 0337H |
| Non-Confidential | |
 PDF version | |
| Home > Embedded Trace Macrocell > ETM Programmers model > Configuration Code Register, ETMCCR |
| |||
| Home > Embedded Trace Macrocell > ETM Programmers model > Configuration Code Register, ETMCCR | |||
The ETM Configuration Code Register characteristics are:
Enables software to read the implementation-specific configuration of the ETM.
There are no usage constraints.
This register is only available if the processor is configured to use the ETM.
See the ETM register summary in Table 10.6.
Figure 10.3 shows the ETMCCR bit assignments.
Table 10.8 shows the ETMCCR bit assignments.
Table 10.8. ETMCCR bit assignments
Bits | Name | Function |
|---|---|---|
[31] | ETM ID register present | The value of this bit is 1, indicating
that the ETMIDR, register |
[30:28] | - | Reserved. |
[27] | Coprocessor and memory access | The value of this bit is 1, indicating that memory-mapped access to registers is supported. |
[26] | Trace start/stop block present | The value of this bit is 1, indicating that the Trace start/stop block is present. |
[25:24] | Number of Context ID comparators | The value of these bits is b00, indicating that Context ID comparators are not implemented. |
[23] | FIFOFULL logic present | The value of this bit is 1, indicating that FIFOFULL logic is present in the ETM. To use FIFOFULL the system must also support the function, as indicated by bit [8] of ETMSCR, see System Configuration Register, ETMSCR. |
[22:20] | Number of external outputs | The value of these bits is b000, indicating that no external outputs are supported. |
[19:17] | Number of external inputs | The value of these bits is between b000 and b010, indicating the number of external inputs, from 0 to 2, implemented in the system. |
[16] | Sequencer present | The value of this bit is 0, indicating that the sequencer is not implemented. |
[15:13] | Number of counters | The value of these bits is b000, indicating counters are not implemented. |
[12:8] | Number of memory map decoders | The value of these bits is b00000, indicating that memory map decoder inputs are not implemented. |
[7:4] | Number of data value comparators | The value of these bits is b0000, indicating that data value comparators are not implemented. |
[3:0] | Number of address comparator pairs | The value of these bits is b0000, indicating that address comparator pairs are not implemented. |
| Copyright © 2005-2008, 2010 ARM Limited. All rights reserved. | ARM DDI 0337H |
| Non-Confidential | |
| PDF version | |
| Home > Embedded Trace Macrocell > ETM Programmers model > Configuration Code Register, ETMCCR |