Cortex-M3 Technical Reference Manual Revision r2p1
Home > Trace Port Interface Unit > TPIU programmers model > Formatter and Flush Status Register, TPIU_FFSR

11.3.2. Formatter and Flush Status Register, TPIU_FFSR

The TPIU_FFSR characteristics are:

Purpose

Indicates the status of the TPIU formatter.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all processor configurations.

Attributes

See Table 11.1.

Figure 11.3 shows the TPIU_FFSR bit assignments.

Figure 11.3. TPIU_FFSR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 11.3 shows the TPIU_FFSR bit assignments.

Table 11.3. TPIU_FFSR bit assignments

BitsNameFunction
[31:4]-Reserved
[3]FtNonStopFormatter cannot be stopped
[2]TCPresentThis bit always reads zero
[1]FtStoppedThis bit always reads zero
[0]FlInProgThis bit always reads zero

Copyright © 2005-2008, 2010 ARM Limited. All rights reserved.ARM DDI 0337I
Non-Confidential
PDF file icon  PDF version
Home > Trace Port Interface Unit > TPIU programmers model > Formatter and Flush Status Register, TPIU_FFSR