a processor core

a Nested Vectored Interrupt Controller (NVIC) closely integrated with the processor core to achieve low latency interrupt processing

multiple high-performance bus interfaces

a low-cost debug solution with the optional ability to:

an optional Memory Protection Unit (MPU).