7.3.2. FPB programmers model

Table 7.7 shows the FPB registers. Depending on the implementation of your processor, some of these registers might not be present. Any register that is configured as not present reads as zero.

Table 7.7. FPB register summary

AddressNameTypeResetDescription
0xE0002000FP_CTRLRW0x260FlashPatch Control Register
0xE0002004FP_REMAPRW-FlashPatch Remap Register
0xE0002008FP_COMP0RW0b0[a]FlashPatch Comparator Register0
0xE000200CFP_COMP1RW0b0FlashPatch Comparator Register1
0xE0002010FP_COMP2RW0b0FlashPatch Comparator Register2
0xE0002014FP_COMP3RW0b0FlashPatch Comparator Register3
0xE0002018FP_COMP4RW0b0FlashPatch Comparator Register4
0xE000201CFP_COMP5RW0b0FlashPatch Comparator Register5
0xE0002020FP_COMP6RW0b0FlashPatch Comparator Register6
0xE0002024FP_COMP7RW0b0FlashPatch Comparator Register7
0xE0002FD0PID4RO0x04Peripheral identification registers
0xE0002FD4PID5RO0x00
0xE0002FD8PID6RO0x00
0xE0002FDCPID7RO0x00
0xE0002FE0PID0RO0x03
0xE0002FE4PID1RO0xB0
0xE0002FE8PID2RO0x2B
0xE0002FECPID3RO0x00
0xE0002FF0CID0RO0x0DComponent identification registers
0xE0002FF4CID1RO0xE0
0xE0002FF8CID2RO0x05
0xE0002FFCCID3RO0xB1

[a] For FP_COMP0 to FP_COMP7, bit 0 is reset to 0. Other bits in these registers are not reset.


All FPB registers are described in the ARMv7-M Architecture Reference Manual.

Copyright © 2005-2008, 2010 ARM Limited. All rights reserved.ARM DDI 0337I
Non-Confidential