Cortex-M3 Technical Reference Manual Revision r2p1
Home > Trace Port Interface Unit > TPIU programmers model > TRIGGER

11.3.4. TRIGGER

The TRIGGER characteristics are:

Purpose

Integration test of the TRIGGER input.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all processor configurations.

Attributes

See Table 11.1.

Figure 11.5 shows the TRIGGER bit assignments.

Figure 11.5. TRIGGER bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 11.5 shows the TRIGGER bit assignments.

Table 11.5. TRIGGER bit assignments

BitsNameFunction
[31:1]-Reserved
[0]TRIGGER input valueWhen read, this bit returns the TRIGGER input.

Copyright © 2005-2008, 2010 ARM Limited. All rights reserved.ARM DDI 0337I
Non-Confidential
PDF file icon  PDF version
Home > Trace Port Interface Unit > TPIU programmers model > TRIGGER