Cortex-M3 Technical Reference Manual Revision r2p1
Home > Embedded Trace Macrocell > ETM Programmers model > ETM Integration Test ATB Control 0, ETM_ITATBCTR0

10.3.14. ETM Integration Test ATB Control 0, ETM_ITATBCTR0

The Integration Test ATB Control (ETM_ITATBCTR0) characteristics are:

Purpose

Integration test.

Usage constraints

You must set bit [0] of ETMITCTRL to use this register.

Configurations

This register is only available if the processor is configured to use the ETM.

Attributes

See the register summary in Table 10.6.

Figure 10.13 shows the ETM_ITATBCTR0 bit assignments.

Figure 10.13. ETM_ITATBCTR0 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 10.18 shows the ETM_ITATBCTR0 bit assignments.

Table 10.18. ETM_ITATBCTR0 bit assignments

BitsNameFunction
[31:1]-Reserved
[0]ATVALID output valueA write to this bit sets the value of the ETM ATVALID output.

Copyright © 2005-2008, 2010 ARM Limited. All rights reserved.ARM DDI 0337I
Non-Confidential
PDF file icon  PDF version
Home > Embedded Trace Macrocell > ETM Programmers model > ETM Integration Test ATB Control 0, ETM_ITATBCTR0