10.3.8. Configuration Code Extension Register, ETMCCER

The ETMCCER characteristics are:

Purpose

Holds ETM configuration information additional to that in the ETMCCR. See Configuration Code Register, ETMCCR.

Usage constraints

There are no usage constraints.

Configurations

This register is only available if the processor is configured to use the ETM.

Attributes

See the register summary in Table 10.6.

Figure 10.7 shows the ETMCCER bit assignments.

Figure 10.7. ETMCCER bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 10.12 shows the ETMCCER bit assignments.

Table 10.12. ETMCCER bit assignments

BitsNameFunction
[31:30]-Reserved. Read-As-Zero.
[29]Timestamp sizeSet to 0 to indicate a size of 48 bits.
[28]Timestamp encodingSet to 1 to indicate that the timestamp is encoded as a natural binary number.
[27]Reduced function counterSet to 1 to indicate that Counter 1 is a reduced function counter.
[26:23]-Reserved, Read-As-Zero.
[22]Timestamping implementedThis bit is set to 1, indicating that timestamping is implemented.
[21]EmbeddedICE behavior control implemented

The value of this bit is 0, indicating that the ETMEIBCR is not implemented. For more information on EmbeddedICE behavior see the Embedded Trace Macrocell Architecture Specification.

[20]Trace Start/Stop block uses EmbeddedICE watchpoint inputs

The value of this bit is 1, indicating that the Trace Start/Stop block uses the EmbeddedICE watchpoint inputs.

[19:16]EmbeddedICE watchpoint inputs

The value of these bits is 0b0100, indicating that the number of EmbeddedICE watchpoint inputs implemented is four. These inputs come from the DWT.

[15:13]Instrumentation resources

The value of these bits is 0b000, indicating that no Instrumentation resources are supported.

[12]Data address comparisons

The value of this bit is 1, indicating that data address comparisons are not supported.

[11]Readable registersThe value of this bit is 1, indicating that all registers are readable.
[10:3]Extended external input bus

The value of these bits is 0, indicating that the extended external input bus is not implemented.

[2:0]Extended external input selectorsThe value of these bits is 0, indicating that extended external input selectors are not implemented.

Copyright © 2005-2008, 2010 ARM Limited. All rights reserved.ARM DDI 0337I
Non-Confidential