The processor is designed to be used within larger chip designs using the Advanced Microcontroller Bus Architecture (AMBA) AXI protocol. The processor uses the level two interface as its interface to memory and peripherals. This chapter describes the features of the level two interface not covered in the AMBA AXI Protocol Specification

The chapter contains the following sections: