| |||
| Home > Unaligned and Mixed-Endian Data Access Support > Unaligned data access specification > Store word, big-endian | |||
The 32-bit general-purpose register is stored to four bytes in memory where bits [31:24] of the ARM register are transferred to the most-significant addressed byte in memory. Figure 6.13 show this.
If strict alignment fault checking is enabled and Address bits [1:0] are not zero, then a Data Abort is generated and the MPU returns an Alignment fault in the Fault Status Register.