| |||
| Home > Processor Signal Descriptions > Coprocessor interface signals | |||
Table A.10 show the coprocessor interface signals.
Table A.10. Coprocessor interface signals
| Name | Direction | Description |
|---|---|---|
| ACPCANCEL | Output | Asserted to indicate the instruction is to be cancelled |
| ACPCANCELT[3:0] | Output | Tag for instruction cancelled by ACPCANCEL |
| ACPCANCELV | Output | Asserted to indicate ACPCANCEL is valid |
| ACPENABLE[11:0] | Output | Coprocessor enable |
| ACPFINISHV | Output | Finish token |
| ACPFLUSH | Output | Instruction flush |
| ACPFLUSHT[3:0] | Output | Tag for instruction flushed by ACPFLUSH |
| ACPINSTR[31:0] | Output | Instruction bus |
| ACPINSTRT[3:0] | Output | Tag accompanying the instruction on ACPINSTR |
| ACPINSTRV | Output | Indicates that the instruction on ACPINSTR is valid |
| ACPLDDATA[63:0] | Output | Load data to the coprocessor |
| ACPLDVALID | Output | Indicates that the data on ACPLDDATA is valid |
| ACPSTSTOP | Output | Asserted to stop the coprocessor sending the core store data |
| ACPPRIV | Output | Indicates that the core is in a privileged mode |
| CPAACCEPT | Input | Bounce signal from coprocessors issue stage |
| CPAACCEPTHOLD | Input | CPAACCEPT is not valid when this signal is asserted |
| CPAACCEPTT[3:0] | Input | Tag for instruction bounced by CPAACCEPT |
| CPALENGTH[3:0] | Input | Transfer length information from coprocessor |
| CPALENGTHHOLD | Input | CPALENGTH is not valid when this signal is asserted |
| CPALENGTHT[3:0] | Input | Instruction tag for CPALENGTH |
| CPAPRESENT[11:0] | Input | Indicates which coprocessors are present |
| CPASTDATA[63:0] | Input | Coprocessor store data |
| CPASTDATAT[3:0] | Input | Tag accompanying the data on CPASTDATA |
| CPASTDATAV | Input | Indicates that the store data is valid |
If no coprocessor is connected, the following signals must be driven LOW:
CPALENGTHHOLD
CPAACCEPT
CPAACCEPTHOLD.