| |||
| Home > System Control Coprocessor > System control coprocessor registers > c15, GHB array operations | |||
The purpose of the Global History Buffer (GHB) array operation is to:
read the GHB array contents and write into the system debug data registers
write into the system debug data registers and into the GHB array.
The GHB array operation is accessible in privileged modes only.
Figure 3.79 shows the bit arrangement of the GHB array read operation.
Figure 3.80 shows the bit arrangement of the GHB array write operation.
To write one entry in the instruction side GHB array, for example:
LDR R0, =0x3333AAAA;
MCR p15, 0, R0, c15, c1, 0; Move R0 to I-L1 data 0 Register
LDR R1, =0x0000020C;
MCR p15, 0, R1, c15, c5, 2; Write I-L1 data 0 Register to GHB
To read one entry in the instruction side GHB array, for example:
LDR R1, =0x0000020C;
MCR p15, 0, R1, c15, c7, 2; Read GHB into I-L1 data 0 Register
MRC p15, 0, R0, c15, c1, 0; Move I-L1 data 0 Register to R0