provide information on the size and architecture of the instruction and data caches

control cache maintenance operations that include clean and invalidate caches, drain and flush buffers, and address translation

override cache behavior during debug or interruptible cache operations.