Cortex™-A8 Technical Reference ManualRevision: r2p2
Home > System Control Coprocessor > System control coprocessor registers > c1, Secure Debug Enable Register

3.2.29. c1, Secure Debug Enable Register

The purpose of the Secure Debug Enable Register is to provide control of permissions for debug in secure User mode. See Chapter 12 Debug for more details.

The Secure Debug Enable Register is:

Figure 3.24 shows the bit arrangement of the Secure Debug Enable Register.

Figure 3.24. Secure Debug Enable Register format

Table 3.56 shows how the bit values correspond with the Secure Debug Enable Register functions.

Table 3.56. Secure Debug Enable Register bit functions

Bits

Field

Function

[31:2]

-

Reserved. UNP, SBZP.
[1]SUNIDEN

Enables secure User noninvasive debug:

0 = noninvasive debug is not permitted in secure User mode, reset value

1 = noninvasive debug is permitted in secure User mode.

[0]SUIDEN

Enables secure User invasive debug:

0 = invasive debug is not permitted in secure User mode, reset value

1 = invasive debug is permitted in secure User mode.

Table 3.57 shows the results of attempted access for each mode.

Table 3.57. Results of access to the Coprocessor Access Control Register[26]

Secure privilegedNonsecure privilegedSecure User Nonsecure User
ReadWriteReadWriteReadWriteReadWrite
DataDataUndefinedUndefinedUndefinedUndefinedUndefinedUndefined

To access the Secure Debug Enable Register, read or write CP15 with:

MRC p15, 0, <Rd>, c1, c1, 1 ; Read Secure Debug Enable Register

MCR p15, 0, <Rd>, c1, c1, 1 ; Write Secure Debug Enable Register
Copyright © 2006-2008 ARM Limited. All rights reserved.ARM DDI 0344E
PDF file icon  PDF version
Home > System Control Coprocessor > System control coprocessor registers > c1, Secure Debug Enable Register