This chapter describes the Memory Management Unit (MMU). It contains the following sections:
About the MMU
Memory access sequence
16MB supersection support
MMU interaction with memory system
External aborts
TLB lockdown
MMU software-accessible registers.