  | |||
  |  | ||
| |||
| Home > Introduction > Components of the processor > NEON | |||
| |||
| | ||
| |||
| Home > Introduction > Components of the processor > NEON | |||
The NEON unit includes the full 10-stage NEON pipeline that decodes and executes the Advanced SIMD media instruction set. The NEON unit includes:
the NEON instruction queue
the NEON load data queue
two pipelines of NEON decode logic
three execution pipelines for Advanced SIMD integer instructions
two execution pipelines for Advanced SIMD floating-point instructions
one execution pipeline for Advanced SIMD and VFP load/store instructions
the VFP engine for full execution of the VFPv3 data-processing instruction set.
See Chapter 13 NEON and VFP Programmer’s Model for programming information on the NEON and VFP coprocessor.
| Copyright © 2006-2008 ARM Limited. All rights reserved. | ARM DDI 0344E |
 PDF version | |
| Home > Introduction > Components of the processor > NEON | |
| |