This chapter describes the L2 memory system. It contains the following sections:
About the L2 memory system
Cache organization
Enabling and disabling the L2 cache controller
L2 PLE
Synchronization primitives
Locked access
Parity and error correction code.