This chapter describes the cycle timings of instructions on the processor. It contains the following sections:
About instruction cycle timing
Instruction-specific scheduling for ARM instructions
Dual-instruction issue restrictions
Other pipeline-dependent latencies
Advanced SIMD instruction scheduling
Instruction-specific scheduling for Advanced SIMD instructions
VFP instructions
Scheduling example.