ARMv7-A defines three memory regions using the TEX, C and B bits. They are:
Strongly ordered
Device
Normal.
An access can be marked as shared. If it is marked as shared, the access is treated as noncacheable.