  | |||
  |  | ||
| |||
| Home > Programmer’s Model > Jazelle Extension | |||
| |||
| | ||
| |||
| Home > Programmer’s Model > Jazelle Extension | |||
The Cortex-A8 processor provides a trivial implementation of the Jazelle Extension. This means that the processor does not accelerate the execution of any bytecodes, and all bytecodes are executed by software routines.
In the implementation of the Jazelle Extension:
Jazelle state is not supported
The BXJ instruction behaves as a BX instruction.
See the ARM Architecture Reference Manual for information on Jazelle Extension.
The processor provides three registers for the implementation of the Jazelle Extension:
| Copyright © 2006-2008 ARM Limited. All rights reserved. | ARM DDI 0344E |
 PDF version | |
| Home > Programmer’s Model > Jazelle Extension | |
| |