15.6.11. CTI Channel Gate Register, CTICHGATE

The CTICHGATE Register is a read/write register that controls the propagation of events to the channel interface. Figure 15.14 shows the bit arrangement of the CTICHGATE Register.

Figure 15.14. CTI Channel Gate Register format


Table 15.14 shows how the bit values correspond with the CTICHGATE Register functions.

Table 15.14. CTI Channel Gate Register bit functions

BitsFieldFunction

[31:4]

-

Reserved. RAZ, SBZ.

[3]

CTICHGATE3

Enable CTICHOUT3. Set to 0 to disable channel propagation.

[2]

CTICHGATE2

Enable CTICHOUT2. Set to 0 to disable channel propagation.

[1]

CTICHGATE1

Enable CTICHOUT1. Set to 0 to disable channel propagation.

[0]

CTICHGATE0

Enable CTICHOUT0. Set to 0 to disable channel propagation.


The Channel Gate Register prevents events from propagating through the channel interface to other CTIs. This enables local cross-triggering, such as causing an interrupt when the ETM trigger occurs. You can use the CTICHGATE Register with the CTIAPPSET, CTIAPPCLEAR and CTIAPPPULSE Registers to assert trigger outputs by asserting channels, without affecting the rest of the system.

Note

This register is set to 0xF on reset, this causes channel interface propagation to be enabled for all channels.

See Figure 15.2 for more information.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential