12.4.10. Debug State Cache Control Register

The DSCCR controls both L1 and L2 cache behavior while the processor is in debug state.

Figure 12.9 shows the bit arrangement of the DSCCR.

See Cache debug for information on the usage model of the DSCCR register.

Figure 12.9. Debug State Cache Control Register format


Table 12.19 shows how the bit values correspond with the Debug State Cache Control Register functions.

Table 12.19. Debug State Cache Control Register bit functions

BitsFieldFunction

[31:3]

-

Reserved. RAZ, SBZP.

[2]

Not write-through

Not write-through:

0 = force write-through behavior for regions marked as write-back in debug state, reset value

1 = normal operation of regions marked as write-back in debug state.

[1]

-

Reserved. RAZ, SBZP.

[0]

Data and unified cache linefill

Data and unified cache linefill:

0 = L1 data cache and L2 cache linefills disabled in debug state, reset value

1 = normal operation of L1 data cache and L2 cache in debug state.


Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential