2.14. The program status registers

The processor contains one CPSR, and six SPSRs for exception handlers to use. The program status registers:

Figure 2.12 shows the bit arrangements of the program status registers.

Figure 2.12. Program status register


Note

The bits identified in Figure 2.12 as Do Not Modify (DNM) must not be modified by software. These bits are:

  • Readable, to enable the processor state to be preserved, for example, during process context switches.

  • Writable, to enable the processor state to be restored. To maintain compatibility with future ARM processors, and as good practice, you are strongly advised to use a read-modify-write strategy when you change the CPSR.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential