3.2.65. c11, PLE Internal End Address Register

The purpose of the PLE Internal End Address Register for each channel is to define the number of cache lines transferred.

The PLE Internal End Address Register is:

Figure 3.58 shows the bit arrangement of the PLE Internal End Address Register functions.

Figure 3.58. PLE Internal End Address Register format


The PLE Internal End Address Register bits [N:6] contain the number of cache lines transferred where N is determined by the L2 cache size as defined in Table 3.130.

Table 3.130. Maximum transfer size for various L2 cache sizes

Cache sizeNMaximum number of linesMaximum transfer size
0KB600KB[1]
128KB1425616KB
256KB1551232KB
512KB16102464KB
1024KB172048128KB

[1] For a 0KB cache, the PLE setup code must read the Cache Size ID Register, see c0, Cache Size Identification Registers, before attempting PLE access. In a 0KB environment, the PLE does nothing.


Access in the Nonsecure state depends on the PLE bit, see c1, Nonsecure Access Control Register. The processor can access this register in User mode if the U bit for the currently selected channel is set to 1, see c11, PLE User Accessibility Register.

Table 3.131 shows the results of attempted access for each mode.

Table 3.131. Results of access to the PLE Internal End Address Register[54]

  Secure privilegedNonsecure privilegedSecure UserNonsecure User
U bit PLE bitReadWriteReadWriteReadWriteReadWrite
00DataDataUndefinedUndefinedUndefinedUndefinedUndefinedUndefined
1DataDataDataDataUndefinedUndefinedUndefinedUndefined
10DataDataUndefinedUndefinedDataDataUndefinedUndefined
1DataDataDataDataDataDataDataData

[54] An entry of Undefined in the table means that the access gives an Undefined Instruction exception when the coprocessor instruction is executed.


To access the PLE Internal End Address Register, set the PLE Channel Number Register to the appropriate PLE channel and read or write CP15 with:

MRC p15, 0, <Rd>, c11, c7, 0 ; Read PLE Internal End Address Register
MCR p15, 0, <Rd>, c11, c7, 0 ; Write PLE Internal End Address Register
Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential