9.3. AXI instruction transactions

This section describes the AXI master interface behavior for instruction side transactions to either Cacheable or Noncacheable regions of memory.

See the AMBA AXI Protocol Specification for details of the other AXI signals.

Copyright © 2006-2009 ARM Limited. All rights reserved.ARM DDI 0344I
Non-Confidential